System SLIO CPU variants 014-CEF031

- The System SLIO CPU variants 014-CEF031 are identical to the basic CPU 014-CEF0R01.
- They differ only in the activation of the features mentioned below, all other data correspond to those of the basic CPU 014-CEF0R01.
- Information on the structure and configuration can be found in the manual of the basic CPU 014-CEF0R01.


### Features

<table>
<thead>
<tr>
<th>CPUs</th>
<th>Work memory</th>
<th>PROFIBUS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>128kByte</td>
<td>256kByte</td>
</tr>
<tr>
<td>Basis CPU</td>
<td></td>
<td></td>
</tr>
<tr>
<td>014-CEF0R01</td>
<td>X</td>
<td>optional</td>
</tr>
<tr>
<td>CPU variants</td>
<td></td>
<td></td>
</tr>
<tr>
<td>014-CEF0R31</td>
<td>-</td>
<td>X</td>
</tr>
<tr>
<td>014-CEF0S31</td>
<td>-</td>
<td>X</td>
</tr>
<tr>
<td>014-CEF0M31</td>
<td>-</td>
<td>X</td>
</tr>
</tbody>
</table>

### Properties

**Basis CPU 014-CEF0R01**

- HW: 02 | CPU-FW: V3.0.9
- SPEED7 technology integrated
- Programmable via VIPA SPEED7 Studio, Siemens SIMATIC Manager or Siemens TIA Portal
- Work memory 128kbyte integrated (optionally expandable up to max. 256kByte by VSC)
- 256kbyte load memory integrated
- Slot for external storage media (lockable)
- Status LEDs for operating state and diagnostics
- X1/X4: Ethernet PG/OP channel for active and passive communication integrated
- X2: PtP(MPI) interface: Serial integrated interface for PtP communication with the protocols: ASCII, STX/ETX , USS, 3964(R), MODBUS RTU, master/slave switch able to MPI communication
- X3: MPI(PB) interface: MPI interface (optional unlockable PROFIBUS DP master / slave functionality by VSC)
- PROFINET IO controller and I-Device via Ethernet PG/OP channel
- OPC UA project via Ethernet PG/OP channel
- WebVisu project via Ethernet PG/OP channel
- Up to 64 SLIO modules placeable
- I/O address area digital/analog 2048byte
- 512 timer/counter, 8192 flag byte